

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 05-153782

(43)Date of publication of application : 18.06.1993

(51)Int.Cl.

H02M 7/48
H02M 3/28

(21)Application number : 03-309501

(71)Applicant : FUJI ELECTRIC CO LTD

(22)Date of filing : 26.11.1991


(72)Inventor : NOMURA TOSHIHIRO

(54) NOISE PREVENTIVE DEVICE

(57)Abstract:

PURPOSE: To reduce a noise voltage to an allowable value or less even if a small noise filter is used by adding a noise preventive circuit for canceling a noise current flowing to a parasitic capacitance between a power converter circuit and a metal case.

CONSTITUTION: In a noise preventive circuit 5, a compensating capacitor CC2 and a primary winding of a current transformer CT1 are connected in series between an output bus O and a power supply bus N, a current ICC2 responsive to a variation in an output voltage flows, and a noise preventing current ICC3 flows to a secondary side of the transformer CT1 through a compensating capacitor CC3 in a direction from a metal case E to the bus N. Here, the capacities of the capacitors CC2, CC3 and a current ratio of the transformer CT1 are suitably selected. A noise current iCS2 and the current ICC3 are substantially equalized to reduce a noise current cf3 flowing to a filter capacitor Cf3, thereby decreasing a noise voltage $\Delta V3$. A noise filter 2 can be reduced in size by adding the circuit 5.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

BEST AVAILABLE COPY

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The noise arrester characterized by generating through a noise prevention current generating means by which the noise current and magnitude which are produced in the SUTORE capacitance between the metal casing which holds or holds a power converter, and the part from which the potential to said case in this power converter changes steeply established the noise prevention current of an opposite phase independently in the power inverter circuit almost equally, and making it pass in said case.

[Claim 2] It is the noise arrester characterized by equipping said noise prevention current generating means with a capacitor and a current transformer in a noise arrester according to claim 1.

[Claim 3] It is the noise arrester characterized by said noise prevention current generating means being constituted by transformer loess in a noise arrester according to claim 1 using electronic circuitries, such as an operation widening machine.

[Claim 4] It is the noise arrester characterized by being what magnitude carries out the package superposition of the noise prevention current of an opposite phase almost equally, respectively with each noise current which produces said noise prevention current generating means in said SUTORE capacitance of two or more places in claim 1 thru/or a noise arrester according to claim 3, and passed in said case.

[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] This invention relates to the equipment which reduces the noise which the power converter using switching of a transistor etc., for example, the transistor inverter for motor adjustable speed, switching power supply, RF induction, a dielectric heating power source, etc. generate inside own. In addition, in each drawing, the same sign shows the same or a considerable part below.

[0002]

[Description of the Prior Art] Drawing 6 is the block diagram of the conventional power inverter circuit. With this drawing 6, a Prior art is explained using drawing 2 (a) described below. For 1, as for a noise filter and 31, in drawing 6, DC power supply and 2 are [the high frequency inverter as a power inverter circuit 3 and 41] loads. Moreover, similarly the filter reactor with which Lf1 and Lf2 constitute a noise filter 2, and Cf1 and Cf2 are filter capacitors. Moreover, they are a transistor as a switching element, and the resonant capacitor with which a power-source smoothing capacitor, and Q1 and Q2 constitute Cr1, and, as for CD, Cr2 constitute a load 41 and a resonance circuit in the high frequency inverter 31.

[0003] Moreover, E is the metaled chassis or the metaled case where a noise filter 2 and a power inverter circuit 31, or its component is attached or held, also electrically it is combined mutually and this chassis and a case form the gland to said circuits 2 and 31. Cs1 and Cs2 are the SUTORE capacitance in this chassis, and Case E and a power inverter circuit 31 (parasitic capacitance) formed especially between the collectors of transistors Q1 and Q2, respectively. Moreover, Cf(s)3 are a chassis and the filter capacitor attached between Case E and the negative-electrode power-source bus-bar N.

[0004] Next, in the case of this invention [the former and], drawing 2 compares and shows the wave of the important section of drawing 6 of operation. Drawing 2 (a) shows the conventional wave of operation. In this drawing 2 (a), VQ2 of the output voltage of a transistor Q2, and ics2 and icf3 is [the SUTORE capacitance Cs 2, the noise current as a current of a filter capacitor Cf3, and deltaV3] the noise electrical potential differences as a both-ends electrical potential difference of a filter capacitor Cf3, respectively.

[0005] By the way, in a high frequency inverter as shown, for example in drawing 6, changing into the output of the alternating current including a steep potential change like the output voltage VQ2 which shows the direct current voltage of hundreds V of a power source 1 by drawing 2 (a) is performed. In this example, when transistors Q1 and Q2 turn on, turn off namely, switch by turns, the ac output has been obtained. Moreover, it will insulate in a large area to parts for the metal structured division, such as a cooling fin, and a chassis, Case E, for heat dissipation, transistors Q1 and Q2 will be contacted densely, and the SUTORE capacitance (parasitic capacitance) Cs1 and Cs2 of dozens - 100pF of numbers (picofarad) will be especially made between the collector (C) section of transistors Q1 and Q2, and Case E. The SUTORE capacitance Cs 1 produced in the collector of Q1 exists between the positive-electrode power-source bus-bar P and Case E, and a problem seldom becomes.

[0006] Since the SUTORE capacitance Cs 2 is between the output bus-bar O and Case E to it, the big noise current ics2 will flow by sudden change of the electrical potential difference VQ2 as shown in drawing 2 (a). Since the electrical potential difference which is mostly equivalent to the reaction of VQ2 will occur between Case E and the power-source bus-bar N if this is left, a filter capacitor Cf3 is attached, and this electrical potential difference (noise electrical potential difference) is reduced single or more figures, as shown in deltaV3 (Vcf3). deltaV3 is expressed like a degree type here.

Although size, then deltaV3 could make small the value of $\Delta V3 \propto VQ2 \times Cs2 / Cf3$, therefore a filter capacitor Cf3, since there was a limitation, the big LC filter which is shown with a noise filter 2 in addition to a filter capacitor Cf3 had been prepared conventionally.

[0007]

[Problem(s) to be Solved by the Invention] Since there was only a method of using a filter capacitor Cf3 and noise filter 2 grade conventionally in order to have negated the noise electrical potential difference produced between a power-source bus-bar and Case E with the SUTORE capacitance Cs 2 produced between a power inverter circuit and Case E as mentioned above, in order to dedicate the noise electrical potential difference deltaV3 in an allowed value (level which does not have actual harm in a legal-restrictions value or radio), big components, especially a noise filter 2 were required. Then, this invention makes it a technical problem to offer the noise arrester which can dedicate the noise electrical potential difference deltaV3 in an allowed value using the small noise filter 2.

[0008]

[Means for Solving the Problem] In order to solve the aforementioned technical problem, the noise arrester of claim 1 The metal casing which holds or holds power converters (3 etc.) (E etc.), The noise currents (ics2 etc.) and magnitude which the potential to said case in this power converter produces in the SUTORE capacitance (Cs2 etc.) between the parts (collector of a transistor Q2 etc.) which change steeply almost equally the noise prevention currents (icc3 etc.) of an opposite phase Generate through the noise prevention current generating means independently established in the power inverter circuit, and it is made to pass in said case, and is [0009]. In the noise arrester of claim 2, said noise prevention current generating means was equipped with capacitors (Cc2, Cc3, etc.) and current transformers (CT1 etc.) in the noise arrester according to claim 1 (noise prevention circuits 51 and 52 etc.).

[0010] In a noise arrester according to claim 1, said noise prevention current generating means is constituted from a noise arrester of claim 3 by transformer loess using electronic circuitries, such as operation widening machines (OP1, OP2, etc.), (noise prevention circuits 54 and 55 etc.).

[0011] In the noise arrester of claim 4, in claim 1 thru/or a noise arrester according to claim 3, magnitude carries out the package superposition of the noise prevention current of an opposite phase almost equally, respectively with each noise current produced in said SUTORE capacitance (Cs2, Cs4, Cs6, etc.) of two or more places, and said noise prevention current generating means passes it in said case (noise prevention circuit 53 etc.).

[0012]

[Function] Although the noise current i_{cs2} flows in the parasitic capacitance $Cs2$ grade produced between a power inverter circuit, and a case and Chassis E does not have a method of a stop unless $Cs2$ grade is removed, if this noise current flows out of a certain part of that power inverter circuit into particular parts, such as a chassis and a case, and it is made for the same current as that noise current to flow into that power inverter circuit part from said particular parts, such as a chassis and a case, a noise current will be negated effectually. So, in this invention, the circuit which negates the noise current which flows in the above-mentioned parasitic capacitance $Cs2$ grade is added.

[0013]

[Example] Drawing 1 shows the example which applied the noise prevention circuit 51 by this invention to the high-frequency transistor inverter 31 for induction heating, and drawing 2 (b) shows the wave of the important section at the time of this invention operation of drawing 1 (at that is, the time of addition of the noise prevention circuit 51) of operation. In addition, drawing 2 (a) is a wave of operation before this invention operation of drawing 1, as mentioned above. In drawing 1, big smoothing capacitor CD which absorbs the ripple current between the positive-electrode bus-bar P of DC power supply 1 and the negative-electrode bus-bar N is connected, and switching transistors Q1 and Q2 are connected to N from Bus-bar P at the serial. The midpoint of transistors Q1 and Q2 serves as the output bus-bar O, and obtains alternating current output voltage like VQ2 shown in the upper case of drawing 2 (a) in turning on and turning off Q1 and Q2 by turns. The output section O is connected through the load 41 at the middle point of resonant capacitors Cr1 and Cr2. These capacitors Cr1 and Cr2 are connected to N from P at the serial.

[0014] Thus, if the parasitism capacitor $Cs2$ is between the collector (c) of the switching transistor Q2 of the high frequency inverter which is connected and operates, and a chassis and Case E In the former shown in drawing 6, as mentioned above, a noise current i_{cs2} like the middle of drawing 2 (a) flows towards ** mark, and the noise electrical potential difference $\Delta V3$ shown between Case E and Bus-bar N at the drawing 2 (a) lower berth occurs influenced by the noise current i_{cf3} and filter capacitor Cf3 which are shown by (**) mark. In order to hold down this noise electrical potential difference $\Delta V3$ to below a predetermined allowed value, noise filter 2 grade is required.

[0015] By the way, the noise prevention circuit 5 based on this invention (51) becomes the primary coil of a current transformer CT 1 and this current transformer, and a secondary coil from the connection **** compensating capacitors Cc2 and Cc3 at a serial, respectively, this series circuit by the side of [a current transformer CT 1] primary is connected with the collector of a transistor Q2 between the power-source bus-bars N, and, similarly the series circuit of the secondary of a current transformer CT 1 is connected with the power-source bus-bar N between Cases E. Since compensating capacitor Cc2 and the primary coil of a current transformer CT 1 will be connected to a serial among Bus-bars O and N if such a noise prevention circuit 51 is added, The current i_{cc2} shown by -> mark according to change of output voltage VQ2 flows, and the current (it is called a noise prevention current) i_{cc3} which negates the noise current shown in the direction of Case E to the bus-bar N by ** arrow head flows like the upper case of drawing 2 (b) through compensating capacitor Cc3 from the secondary of a current transformer CT 1.

[0016] As the current i_{cf3} which flows to a filter capacitor Cf3 as the noise prevention current i_{cc3} of the noise current i_{cs2} of ** mark and ** mark becomes almost equal when the ratio of current transformation K of the capacity of compensating capacitors Cc2 and Cc3 and a current transformer CT 1 is chosen proper, and shown in the middle of drawing 2 (b) is offset, it can consider as a value small single or more figures and it is shown in the lower berth of drawing 2 (b), the noise electrical potential difference $\Delta V3$ can be reduced remarkably.

[0017] In addition, the value of capacitors Cc2 and Cc3 is decided as follows practical about. That is, if $3 \leq 0.1$ micro F of $Cc2 \times K \times Cs2 \leq Cc3 \times Cf(s)$ $K = 2$, for example, ratio of current transformation, and $2 = 200pF$ of Cs , $Cc2 = Cs2 / K = 200pF / 2 = 100pF$ Cc3 will be enough set to 2000-10000pF from $2 = 200pF$ of Cs as a size. And the value of this Cc3 serves as a value of a filter capacitor Cf3, and an abbreviation equal. The power treated in this noise prevention circuit 51 can process the number VA only of noise components, and can be [small] easy to constitute it with the components of a **** small light weight from a high frequency inverter which operates by dozens of kHz, several 100V, and several kW.

[0018] moreover, several [which has the energization capacity of dozens A in the filter reactor of Lf1 and Lf2 when not attaching the noise prevention circuit 51 about a noise filter 2, either] — the big components of KVA — required — several — although it is called the inductance of mH and becomes the big thing which has the weight of a number hectogram, this noise filter 2 can be remarkably miniaturized by the attachment of the noise prevention circuit 51.

[0019] Drawing 3 shows the configuration of the power inverter circuit as the 2nd example of this invention, and this drawing shows the case where the effect of the SUTORE capacitance $Cs2$ of the collector (C) section of the switching transistor Q2 of DC-DC converter 32 of 1 stone type as a power inverter circuit 3 is removed using the noise prevention circuit 5 (52). Thereby, a noise filter 2 can be made small. Thus, this invention is applicable to the power converter which completely carries out another actuation similarly.

[0020] Drawing 4 shows the configuration of the noise prevention circuit as the 3rd example of this invention. That is, what constituted the noise prevention circuit 5 from a passive component of a capacitor and a current transformer consists of drawing 1 and drawing 3 in transformer loess at drawing 4 using active parts, such as an operational amplifier. The operation widening machine OP1 generates the output current i_{cc3} (** mark) proportional to an input current i_{cc2} (-> mark) here in the noise prevention circuit 5 (54) of drawing 4 (a). Moreover, the operational amplifier OP2 constitutes the simple current inverter circuit from a noise prevention circuit 5 (55) of drawing 4 (b) using three capacitors C and one resistance R. Actuation with almost same drawing 4 (a) and (b) is obtained, and, otherwise, various circuits are considered.

[0021] Drawing 5 shows the configuration of the power inverter circuit as the 4th example of this invention, and this drawing applies the noise prevention circuit 5 (53) to the inverter 3 of the three phase output as a power inverter circuit (33). In this case, since the switching transistor connected to the negative-electrode power-source bus-bar N becomes three pieces, Q2, Q4, and Q6, if a total of three collectors of the part Q2, Q4, and Q6 which the potential in question changes suddenly and moreover has SUTORE capacitance, i.e., the above-mentioned transistors, is put in another way, the SUTORE capacitance in question exists with $Cs2$, $Cs4$, and three $Cs6$.

[0022] a noise prevention circuit 51 like drawing 1 as a noise prevention circuit in this case — the SUTORE capacitance $Cs2$, $Cs4$, and $Cs6$ — although you may prepare in a total of three each, here shows the example which carried out ***** processing of the effect of the SUTORE capacitance of three places using the noise prevention circuit 53. Namely, in drawing 5, compensating capacitors Cc2, Cc4, and Cc6 are connected between the terminal of the primary coil top of a current transformer CT 1, and each collector of transistors Q2, Q4, and Q6. He is trying to pass the noise prevention current i_{cc3} (***** mark) which superimposed the current of these three compensating capacitors on the primary coil of a current transformer CT 1, and reversed the phase of this superimposed current from the secondary coil of a sink and a current transformer CT 1 in Case E. Thereby, it is small or a noise filter 2 can be lost. Thus, ***** denial ***** can do the noise current of the separate multipoint of the switching transistor which carries out another actuation.

[0023]

[Effect of the Invention] Although the SUTORE capacitance between a solid state switch and a metal cooling object (therefore, case

furnished with this cooling object) can be lost, since the noise prevention circuit which passes noise prevention current which sets an aim to the noise current which flows to this SUTORE capacitance, and negates this was added according to this invention, the effect of SUTORE capacitance can be negated by the noise prevention circuit which consists of combination of a small capacitor and CT. It can be referred to as still smaller ic (semiconductor integrated circuit) by furthermore constituting a noise prevention circuit from electronic circuitries, such as an operational amplifier, in transformer loess. Moreover, it is also possible to constitute so that ***** processing of the effect of the SUTORE capacitance of the transistor which carries out two or more another actuation as drawing 5 described as a noise prevention circuit may be carried out. According to such effectiveness, the big noise filter 2 can be transposed to an abbreviation or the small thing of capacity.

[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. **** shows the word which can not be translated.

3. In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] The block diagram of the power inverter circuit as the 1st example of this invention

[Drawing 2] Drawing comparing and showing the important section actuation wave of the back before application of this invention of drawing 1

[Drawing 3] The block diagram of the power inverter circuit as the 2nd example of this invention

[Drawing 4] The block diagram of the noise prevention circuit as the 3rd example of this invention

[Drawing 5] The block diagram of the power inverter circuit as the 4th example of this invention

[Drawing 6] The block diagram of the conventional power converter

[Description of Notations]

1 Power Source

P Positive-electrode power-source bus-bar

N Negative-electrode power-source bus-bar

E A chassis, a case

2 Noise Filter

Cf3 Filter capacitor

3 (31, 32, 33) Power inverter circuit

31 High Frequency Inverter

32 DC-DC Converter

33 Three-Phase-Circuit Inverter

Q1 Switching transistor

Q2 Switching transistor

Q3 Switching transistor

Q4 Switching transistor

Q5 Switching transistor

Q6 Switching transistor

Cs2 SUTORE capacitance

Cs4 SUTORE capacitance

Cs6 SUTORE capacitance

41 Load

42 Load

43 Load

5 (51-55) Noise prevention circuit

Cc2 Compensating capacitor

Cc3 Compensating capacitor

Cc4 Compensating capacitor

Cc6 Compensating capacitor

OP1 Operation widening machine

OP2 Operation widening machine

[Translation done.]


* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.



1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DRAWINGS


[Drawing 1]




[Drawing 2]




[Drawing 3]

35

[Drawing 4]



[Drawing 5]




[Drawing 6]

3: 電力変換回路

31: 高周波インバータ

2: ノイズフィルタ



[Translation done.]

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 05-153782

(43)Date of publication of application : 18.06.1993

(51)Int.Cl.

H02M 7/48

H02M 3/28

(21)Application number : 03-309501

(71)Applicant : FUJI ELECTRIC CO LTD


(22)Date of filing : 26.11.1991

(72)Inventor : NOMURA TOSHIHIRO

(54) NOISE PREVENTIVE DEVICE**(57)Abstract:**

PURPOSE: To reduce a noise voltage to an allowable value or less even if a small noise filter is used by adding a noise preventive circuit for canceling a noise current flowing to a parasitic capacitance between a power converter circuit and a metal case.

CONSTITUTION: In a noise preventive circuit 5, a compensating capacitor CC2 and a primary winding of a current transformer CT1 are connected in series between an output bus O and a power supply bus N, a current i_{CC2} responsive to a variation in an output voltage flows, and a noise preventing current i_{CC3} flows to a secondary side of the transformer CT1 through a compensating capacitor CC3 in a direction from a metal case E to the bus N. Here, the capacities of the capacitors CC2, CC3 and a current ratio of the transformer CT1 are suitably selected. A noise current i_{CS2} and the current i_{CC3} are substantially equalized to reduce a noise current $cf3$ flowing to a filter capacitor Cf3, thereby decreasing a noise voltage $\Delta V3$. A noise filter 2 can be reduced in size by adding the circuit 5.



BEST AVAILABLE COPY

(19)日本国特許庁(IP)

(12)公開特許公報 (A)

(11)特許出願公開番号

特開平5-153782

(43)公開日 平成5年(1993)6月18日

(51)Int. Cl.⁵

H02M 7/48
3/28

識別記号

庁内整理番号

F I

技術表示箇所

M 9181-5 H
E 8726-5 H

審査請求 未請求 請求項の数 4

(全10頁)

(21)出願番号 特願平3-309501

(22)出願日 平成3年(1991)11月26日

(71)出願人 000005234

富士電機株式会社

神奈川県川崎市川崎区田辺新田1番1号

(72)発明者 野村 年弘

神奈川県川崎市川崎区田辺新田1番1号 富

士電機株式会社内


(74)代理人 弁理士 山口 巖

(54)【発明の名称】 ノイズ防止装置

(57)【要約】

【目的】従来、電力変換回路3の負極電源母線N側のスイッチングトランジスタQ2のコレクタとケースEとの間のストレーキャパシタンスC_{s2}にノイズ電流i_{cs2}が流れ、ケースEと電源母線N間にノイズ電圧ΔV₃が発生するので、これを規定値内に納めるため、フィルタコンデンサC_{f3}のほか、大形のノイズフィルタ2を使用していたのを改善し、ノイズフィルタ2を小形化する。

【構成】補償コンデンサC_{c2}、C_{c3}及び変流器CT1からなるノイズ防止回路51を付加し、ノイズ電流i_{cs2}とほぼ同じ大きさで逆位相のノイズ防止電流i_{cc3}をケースEに流し、フィルタコンデンサC_{f3}に流れる電流i_{cf3}を1桁以上低減する。



【特許請求の範囲】

【請求項1】電力変換器を保持または収容する金属ケースと、この電力変換器内の前記ケースに対する電位が急峻に変化する部分との間のストレーキャパシタンスに生ずるノイズ電流と大きさがほぼ等しく逆位相のノイズ防止電流を電力変換回路内に別に設けたノイズ防止電流発生手段を介して発生し、前記ケースに流すようにしたことを特徴とするノイズ防止装置。

【請求項2】請求項1に記載のノイズ防止装置において、前記ノイズ防止電流発生手段は、コンデンサと、変流器とを備えたものであることを特徴とするノイズ防止装置。

【請求項3】請求項1に記載のノイズ防止装置において、前記ノイズ防止電流発生手段は、演算増巾器等の電子回路を用いてトランスレスに構成されたものであることを特徴とするノイズ防止装置。

【請求項4】請求項1ないし請求項3に記載のノイズ防止装置において、前記ノイズ防止電流発生手段は、複数個所の前記ストレーキャパシタンスに生ずる各ノイズ電流と夫々大きさがほぼ等しく逆位相のノイズ防止電流を一括重畳して前記ケースに流すものであることを特徴とするノイズ防止装置。

【発明の詳細な説明】

【0001】

【産業上の利用分野】この発明はトランジスタのスイッチング等を利用した電力変換器、例えばモータ可変速用トランジスタインバータ、スイッチング電源、高周波誘導・誘電加熱電源等が自身の内部で発生するノイズを低減する装置に関する。なお以下各図において同一の符号は同一もしくは相当部分を示す。

【0002】

【従来の技術】図6は従来の電力変換回路の構成図である。以下この図6と共に、次に述べる図2(a)を用いて従来の技術を説明する。図6において、1は直流電源、2はノイズフィルタ、31は電力変換回路3としての高周波インバータ、41は負荷である。またL f 1、L f 2はノイズフィルタ2を構成するフィルタリアクトル、C f 1、C f 2は同じくフィルタコンデンサである。また高周波インバータ31内において、C Dは電源平滑コンデンサ、Q 1、Q 2はスイッチング素子としてのトランジスタ、C r 1、C r 2は負荷41と共振回路を構成する共振コンデンサである。

【0003】またEはノイズフィルタ2および電力変換回路31もしくはその部品を取付け又は収容する金属のシャーシ又はケースで、このシャーシ、ケースは相互に電気的にも結合され前記回路2、31に対しグランドを形成している。C s 1、C s 2は夫々このシャーシ、ケースEと、電力変換回路31内の特にトランジスタQ 1、Q 2のコレクタとの間に形成されたストレーキャパシタンス(寄生容量)である。またC f 3はシャーシ、

ケースEと負極電源母線Nとの間に付設されたフィルタコンデンサである。

【0004】次に図2は図6の要部の動作波形を従来と本発明の場合とで比較して示すものであり。図2(a)が従来の動作波形を示す。この図2(a)において、V Q 2はトランジスタQ 2の出力電圧、i c s 2、i c f 3は夫々ストレーキャパシタンスC s 2、フィルタコンデンサC f 3の電流としてのノイズ電流、Δ V 3はフィルタコンデンサC f 3の両端電圧としてのノイズ電圧である。

【0005】ところで例えば図6に示すような高周波インバータでは電源1の数百Vの直流電圧を、図2(a)で示す出力電圧V Q 2のような急峻な電位変化を含む交流の出力に変換することが行われる。この例ではトランジスタQ 1、Q 2が交互にオン、オフ、すなわちスイッチングすることにより交流出力を得ている。またトランジスタQ 1、Q 2は放熱のため冷却フィンとかシャーシ、ケースE等の金属構造部分に広い面積で絶縁して密に接触され、特にトランジスタQ 1、Q 2のコレクタ(C)部とケースEの間には数十〜数百p F(ピコファラッド)のストレーキャパシタンス(寄生容量)C s 1、C s 2ができてしまう。Q 1のコレクタに生ずるストレーキャパシタンスC s 1は正極電源母線PとケースEとの間に存在してあまり問題とはならない。

【0006】それに対しストレーキャパシタンスC s 2は出力母線OとケースE間にあるため、図2(a)に示すような電圧V Q 2の急変により、大きなノイズ電流i c s 2が流れることになる。これを放置するとケースEと電源母線N間にはほぼV Q 2の反作用に相当する電圧が発生するので、フィルタコンデンサC f 3を付設して、この電圧(ノイズ電圧)をΔ V 3(V c f 3)で示されるように1桁以上低減しておく。ここでΔ V 3は次式のように表わされる。

$$\Delta V 3 \cong V Q 2 \times C s 2 / C f 3$$

従ってフィルタコンデンサC f 3の値を大とすればΔ V 3は小さくできるが限界があるので、従来はフィルタコンデンサC f 3に加えてノイズフィルタ2で示す大きなL Cフィルタを設けていた。

【0007】

【発明が解決しようとする課題】前述のように電力変換回路とケースE間に生ずるストレーキャパシタンスC s 2によって電源母線とケースE間に生ずるノイズ電圧を打消すには、従来はフィルタコンデンサC f 3とかノイズフィルタ2等を用いる方法しかないので、ノイズ電圧Δ V 3を許容値内(法的規制値又はラジオ等に実害のないレベル)に納めるため大きな部品、特にノイズフィルタ2が必要であった。そこで本発明は小さなノイズフィルタ2を用いてノイズ電圧Δ V 3を許容値内に納め得るノイズ防止装置を提供することを課題とする。

【0008】

【課題を解決するための手段】前記の課題を解決するために、請求項1のノイズ防止装置は、電力変換器（3など）を保持または収容する金属ケース（Eなど）と、この電力変換器内の前記ケースに対する電位が急峻に変化する部分（トランジスタQ2のコレクタなど）との間のストレーキャパシタンス（Cs2など）に生ずるノイズ電流（ics2など）と大きさがほぼ等しく逆位相のノイズ防止電流（icc3など）を電力変換回路内に別に設けたノイズ防止電流発生手段を介して発生し、前記ケースに流すようにするものとし、

【0009】請求項2のノイズ防止装置では、請求項1に記載のノイズ防止装置において、前記ノイズ防止電流発生手段は、コンデンサ（Cc2、Cc3など）と、変流器（CT1など）とを備えた（ノイズ防止回路51、52など）。

【0010】請求項3のノイズ防止装置では、請求項1に記載のノイズ防止装置において、前記ノイズ防止電流発生手段は、演算増巾器（OP1、OP2など）等の電子回路を用いてトランスレスに構成される（ノイズ防止回路54、55など）。

【0011】請求項4のノイズ防止装置では、請求項1ないし請求項3に記載のノイズ防止装置において、前記ノイズ防止電流発生手段は、複数個所の前記ストレーキャパシタンス（Cs2、Cs4、Cs6など）に生ずる各ノイズ電流と夫々大きさがほぼ等しく逆位相のノイズ防止電流を一括重量して前記ケースに流す（ノイズ防止回路53など）。

【0012】

【作用】電力変換回路とケース、シャーシEとの間に生ずる寄生容量Cs2等に流れるノイズ電流はCs2等を除去しない限り止めようがないが、このノイズ電流がその電力変換回路の或る部分からシャーシ、ケース等の特定部分に流れ出すとすれば、そのノイズ電流と同じ電流がその電力変換回路部分にシャーシ、ケース等の前記特定部分から流れ込むようにすれば、実効的にノイズ電流を打消すことになる。そこで本発明では上記寄生容量Cs2等に流れるノイズ電流を打消す回路を付加するようにする。

【0013】

【実施例】図1は誘導加熱用高周波トランジスタインバータ31に本発明によるノイズ防止回路51を適用した実施例を示し、図2（b）は図1の本発明実施時（つまりノイズ防止回路51の付加時）の要部の動作波形を示す。なお図2（a）は前述したように図1の本発明実施前の動作波形である。図1においては、直流電源1の正極母線Pと負極母線Nとの間にリプル電流を吸収する大きな平滑コンデンサCDが接続され、スイッチングトランジスタQ1とQ2が母線PからNに直列に接続されている。トランジスタQ1、Q2の中間点が出力母線Oとなっていて、Q1とQ2を交互にオン、オフすること

で、図2（a）の上段に示すVQ2のような交流出力電圧を得ようになっている。出力部Oは負荷41を通して共振コンデンサCr1、Cr2の中点に接続されている。このコンデンサCr1、Cr2はPからNに直列に接続されている。

【0014】このように接続されて作動する高周波インバータのスイッチングトランジスタQ2のコレクタ

（c）とシャーシ、ケースEとの間に寄生コンデンサCs2が有ると、図6に示した従来の場合、前述したように図2（a）の中段のようなノイズ電流ics2が↓印の方向に流れ、ケースEと母線Nの間に図2（a）下段に示すノイズ電圧ΔV3が（↑）印で示すノイズ電流icf3とフィルタコンデンサCf3の関係で発生する。このノイズ電圧ΔV3を所定の許容値以下に抑えるため、ノイズフィルタ2等が必要である。

【0015】ところで本発明に基づくノイズ防止回路5（51）は変流器CT1と、この変流器の1次巻線、2次巻線に夫々直列に接続した補償コンデンサCc2、Cc3とからなり、変流器CT1の1次側のこの直列回路はトランジスタQ2のコレクタと電源母線Nとの間に接続され、同じく変流器CT1の2次側の直列回路は電源母線NとケースEとの間に接続されている。このようなノイズ防止回路51を付加すると母線OとNの間に補償コンデンサCc2と変流器CT1の1次巻線とが直列に接続されるため、出力電圧VQ2の変化に応じた、→印で示す電流icc2が流れ、変流器CT1の2次側から補償コンデンサCc3を通してケースEから母線Nの方向に↑矢印で示すノイズ電流を打消す電流（ノイズ防止電流という）icc3が図2（b）の上段のように流れる。

【0016】補償コンデンサCc2、Cc3の容量と変流器CT1の変流比Kを適正に選ぶと、↓印のノイズ電流ics2と↑印のノイズ防止電流icc3がほぼ等しくなり、図2（b）の中段に示すようにフィルタコンデンサCf3に流れる電流icf3は相殺されて1桁以上小さい値とすることができ、図2（b）の下段に示すようにノイズ電圧ΔV3を著しく低下させることができる。

【0017】なおコンデンサCc2、Cc3の値は実用的にはおよそ下記のように決められる。即ち、 $Cc2 \times K \approx Cs2 \ll Cc3 \approx Cf3 \leq 0.1 \mu F$
例えば変流比K=2、Cs2=200pFとすると、 $Cc2 = Cs2 / K = 200 pF / 2 = 100 pF$
Cc3はCs2=200pFより十分大として2000～10000pFとなる。そしてこのCc3の値はフィルタコンデンサCf3の値と略等しいものとなる。数十kHz、数百V、数KWで動作する高周波インバータではこのノイズ防止回路51で扱う電力はノイズ成分のみの数VAを処理できる小さなものでよく、極小小形軽量の部品で構成できる。

【0018】またノイズフィルタ2についてもノイズ防止回路51を付設しない場合、 $Lf1$ 、 $Lf2$ のフィルタリアクトルに数十Aの通電容量を有する数KVA相当の大きな部品が必要で、数mHのインダクタンスといえども数百グラムの重量を有する大きなものとなるが、ノイズ防止回路51の付設によってこのノイズフィルタ2を著しく小形化することができる。

【0019】図3は本発明の第2の実施例としての電力変換回路の構成を示し、同図は電力変換回路3としての1石式のDC・DC変換器32のスイッチングトランジスタQ2のコレクタ(C)部のストレーキャパシタンスCs2の影響をノイズ防止回路5(52)を用いて除去する場合を示したものである。これによりノイズフィルタ2を小さくすることができる。この様に全く別の動作をする電力変換器にも本発明を同様に適用することができる。

【0020】図4は本発明の第3の実施例としてのノイズ防止回路の構成を示す。即ち図1、図3ではノイズ防止回路5をコンデンサと変流器の受動部品で構成したものを、図4では演算増幅器等の能動部品を使用してトランスレスに構成したものである。ここで図4(a)のノイズ防止回路5(54)では、演算増幅器OP1は入力電流icc2(→印)に比例した出力電流icc3(↑印)を発生する。また図4(b)のノイズ防止回路5(55)では、演算増幅器OP2は3つのコンデンサCと1つの抵抗Rを用いて簡易的な電流反転回路を構成している。図4(a)、(b)共ほぼ同様の動作が得られ、他にも種々の回路は考えられる。

【0021】図5は本発明の第4の実施例としての電力変換回路の構成を示し、同図は電力変換回路としての三相出力のインバータ3(33)にノイズ防止回路5(53)を適用したものである。この場合、負極電源母線Nに接続されるスイッチングトランジスタはQ2、Q4、Q6の3個となるため、問題の電位が急変してしかもストレーキャパシタンスが有る部分、つまり上記のトランジスタQ2、Q4、Q6のコレクタは計3箇所、換言すれば問題のストレーキャパシタンスはCs2、Cs4、Cs6と3つ存在する。

【0022】この場合のノイズ防止回路としては図1のようなノイズ防止回路51をストレーキャパシタンスCs2、Cs4、Cs6それぞれに計3個設けてもよいが、ここではノイズ防止回路53を用いて3箇所のストレーキャパシタンスの影響を括めて処理した例を示している。即ち図5では変流器CT1の1次巻線の上側の端子とトランジスタQ2、Q4、Q6の夫々のコレクタとの間に補償コンデンサCc2、Cc4、Cc6を接続して、変流器CT1の1次巻線に、この3つの補償コンデンサの電流を重畳して流し、変流器CT1の2次巻線からこの重畳電流の位相を反転したノイズ防止電流icc3(↑↑↑印)をケースEに流すようにしている。これ

によりノイズフィルタ2を小さく、又は、無くすることができる。この様に別な動作をするスイッチングトランジスタの別々な多点のノイズ電流を括めて打消すことができる。

【0023】

【発明の効果】半導体スイッチと金属冷却体(従ってこの冷却体を取付けたケース)との間のストレーキャパシタンスは無くすることができないが、本発明によればこのストレーキャパシタンスに流れるノイズ電流にねらいを定めて、これを打消すノイズ防止電流を流すノイズ防止回路を付加するようにしたので、小さなコンデンサとCTの組合せからなるノイズ防止回路によってストレーキャパシタンスの影響を打消すことができる。さらにノイズ防止回路を演算増幅器等の電子回路でトランスレスに構成することにより、さらに小形のic(半導体集積回路)とすることができる。またノイズ防止回路としては図5で述べたように複数の別な動作をするトランジスタのストレーキャパシタンスの影響を括めて処理するように構成することも可能である。これらの効果により、大きなノイズフィルタ2を省略又は能力の小さなものに置き換えることができる。

【図面の簡単な説明】

【図1】本発明の第1の実施例としての電力変換回路の構成図

【図2】図1の本発明の適用前、後の要部動作波形を比較して示す図

【図3】本発明の第2の実施例としての電力変換回路の構成図

【図4】本発明の第3の実施例としてのノイズ防止回路の構成図

【図5】本発明の第4の実施例としての電力変換回路の構成図

【図6】従来の電力変換器の構成図


【符号の説明】

1	電源
P	正極電源母線
N	負極電源母線
E	シャーシ、ケース
2	ノイズフィルタ
3	電力変換回路
3(31、32、33)	電力変換回路
31	高周波インバータ
32	DC・DC変換器
33	3相インバータ
Q1	スイッチングトランジスタ
Q2	スイッチングトランジスタ
Q3	スイッチングトランジスタ
Q4	スイッチングトランジスタ
Q5	スイッチングトランジスタ
Q6	スイッチングトランジスタ


8

- | | |
|-------|---------|
| C c 2 | 補償コンデンサ |
| C c 3 | 補償コンデンサ |
| C c 4 | 補償コンデンサ |
| C c 6 | 補償コンデンサ |
| OP 1 | 演算増巾器 |
| OP 2 | 演算増巾器 |


【图 1】



【図2】




(a) (従来)




(b) (ノイズ防止回路有)


31



【図4】



【図5】



【図6】

3: 電力変換回路

